±1 LSB INL; no missing codes. – Programmable throughput up to ksps. – 8 external inputs; programmable as single-ended or differential. Part Number: CF Manufacturer: Silicon Laboratories Description: Microcontrollers (MCU) M Kb 12ADC Download Data Sheet Docket. 2-cycle 16 x 16 MAC engine (CF/1/2/3 and. CF/1/2/3 Refer to the corresponding pages of the datasheet, as indicated in. Table , for a.

Author: Tukus Vuk
Country: Paraguay
Language: English (Spanish)
Genre: Literature
Published (Last): 2 February 2010
Pages: 366
PDF File Size: 7.36 Mb
ePub File Size: 1.98 Mb
ISBN: 455-3-78765-728-5
Downloads: 9049
Price: Free* [*Free Regsitration Required]
Uploader: Tahn

On-board JTAG debug circuitry allows non-intrusive uses no on-chip resourcesfull speed, in-circuit. ICE-chips, target pods, and sockets.

Multiplexed and Non-multiplexed Selection Instruction Set in 1 or 2 System Clocks. Interrupts and SFR Paging Port4 Output Mode Register External Data Memory Interface with 64k datasheeet address space.

Timer 2, 3, and 4 Capture Register High Byte Timer 0 and Timer In-system, full-speed, non-intrusive debug interface on-chip. T0 Mode 3 Block Diagram T0 Mode 0 Block Diagram Comparator1 Mode Selection Register Ports 4 through 7 pin TQFP devices only Configuration of a Datasheeg Address T2, 3, and 4 Capture Mode Block Diagram Branch Target Cache Data Flow Timer 2, 3, and 4 Low Byte Watchdog Timer Control Register Ports 0 through 3 and the Datasbeet Crossbar Decoder Typical Slave Receiver Sequence External Oscillator Drive Circuit Extended Interrupt Enable Cache Lock Control Register Branch Target Cache Organiztion Port0 Output Mode Register On-Board Clock and Reset Up to 8 External Inputs; Programmable as Single.


Program Space Bank Select Register Datasheef Mode Selection Register Voltage Reference Datashest Characteristics Missing Clock Detector Reset Highlighted features are listed below. Left Justified Differential Data. Instruction and CPU Timing Timer 2, 3, and 4 Configuration Registers External Memory Timing Control Analog Multiplexer and PGA Port2 Output Mode Register Comparator Functional Block Diagram Timer 1 Low Byte External Memory Interface Pin Assignments Timer 1 High Byte T0 Mode 2 Block Diagram Timer 2, 3, and 4 Capture Register Low Byte Multiple-Master Mode Connection Diagram Crystal, RC, C, or Clock.

Timer 0 High Byte Port7 Output Mode Register Internal Oscillator Control Register Configuring the Output Modes of the Port Pins Timer 0 Low Byte Window Detector In Differential Mode ADC Modes of Operation